Phase-Locked Loops (PLL)

Phase-Locked Loops lock an oscillator to a reference so generated RF channels stay aligned in frequency and phase. They are used in synthesizers, tunable LO paths, transceivers and timing systems that need controlled frequency agility.

Project inquiry Download product list

Phase-locked loop PLL hardware for RF frequency generation

FAQ

What does PLL settling time mean, and why is lock detect not enough?

PLL settling time is the time from a defined disturbance until the RF output enters and remains inside specified frequency, phase, amplitude and spectral limits; lock detect is only an internal status signal.

When should an RF source use phase-noise spot limits versus integrated jitter?

Use phase-noise spot or mask limits when offset regions drive RF behavior; use integrated jitter only when the project defines the integration band and a time-domain error budget.

Engineering inquiry

Share your RF requirement

Share the product, operating requirements and project context. Our engineering team will route your request to the right specialist.

Phase-Locked Loops (PLL)

A PLL compares an oscillator output with a reference and controls the oscillator until the generated signal locks to the desired frequency and phase relationship. It is a core building block in frequency synthesis and agile LO generation.

Typical use

PLLs appear in synthesizers, tunable local oscillators, transceiver channels, radar frequency plans, test sources and synchronized timing hardware.

Data to confirm

Relevant records include reference frequency, divider range, loop bandwidth, lock time, phase noise contribution, spur performance, tuning control, supply rails and programming interface.